Files
wasmtime/cranelift
Jakob Stoklund Olesen dcad3fa339 Fix coloring bug with combined constraints and global values.
The Intel instruction "v1 = ushr v2, v2" will implicitly fix the output
register for v2 to %rcx because the output is tied to the first input
operand and the second input operand is fixed to %rcx.

Make sure we handle this transitive constraint when checking for
interference with the globally live registers.

Fixes #218
2018-01-17 15:51:08 -08:00
..
2018-01-12 13:12:50 -08:00
2017-06-23 09:36:21 -07:00
2017-11-22 11:35:03 -08:00
2016-01-12 16:51:35 -08:00
2017-09-12 13:27:58 -07:00