Add riscv64 backend to the README (#6085)

This commit is contained in:
Juan Bono
2023-03-21 23:29:19 -03:00
committed by GitHub
parent 7a3df7dcc0
commit 1ed7c89e3d

View File

@@ -44,8 +44,8 @@ active effort to formally verify Cranelift's instruction-selection backends. We
take security seriously and have a [security policy] as a part of Bytecode take security seriously and have a [security policy] as a part of Bytecode
Alliance. Alliance.
Cranelift has three backends: x86-64, aarch64 (aka ARM64), and s390x (aka IBM Cranelift has four backends: x86-64, aarch64 (aka ARM64), s390x (aka IBM
Z). All three backends fully support enough functionality for Wasm MVP, and Z) and riscv64. All backends fully support enough functionality for Wasm MVP, and
x86-64 and aarch64 fully support SIMD as well. On x86-64, Cranelift supports x86-64 and aarch64 fully support SIMD as well. On x86-64, Cranelift supports
both the System V AMD64 ABI calling convention used on many platforms and the both the System V AMD64 ABI calling convention used on many platforms and the
Windows x64 calling convention. On aarch64, Cranelift supports the standard Windows x64 calling convention. On aarch64, Cranelift supports the standard