Files
wasmtime/cranelift/filetests/filetests/runtests/conversion.clif
yuyang-ok cdecc858b4 add riscv64 backend for cranelift. (#4271)
Add a RISC-V 64 (`riscv64`, RV64GC) backend.

Co-authored-by: yuyang <756445638@qq.com>
Co-authored-by: Chris Fallin <chris@cfallin.org>
Co-authored-by: Afonso Bordado <afonsobordado@az8.co>
2022-09-27 17:30:31 -07:00

57 lines
1.5 KiB
Plaintext

test interpret
test run
target aarch64
target s390x
target x86_64
target riscv64
function %fcvt_to_sint(f32) -> i32 {
block0(v0: f32):
v1 = fcvt_to_sint.i32 v0
return v1
}
; run: %fcvt_to_sint(0x0.0) == 0
; run: %fcvt_to_sint(0x1.0) == 1
; run: %fcvt_to_sint(0x1.d6f346p26) == 123456792
; run: %fcvt_to_sint(0x8.1) == 8
function %fcvt_to_uint(f32) -> i32 {
block0(v0:f32):
v1 = fcvt_to_uint.i32 v0
return v1
}
; run: %fcvt_to_uint(0x0.0) == 0
; run: %fcvt_to_uint(0x1.0) == 1
; run: %fcvt_to_uint(0x4.2) == 4
; run: %fcvt_to_uint(0x4.6) == 4
; run: %fcvt_to_uint(0x1.d6f346p26) == 123456792
; run: %fcvt_to_uint(0xB2D05E00.0) == 3000000000
function %fcvt_to_sint_sat(f32) -> i32 {
block0(v0: f32):
v1 = fcvt_to_sint_sat.i32 v0
return v1
}
; run: %fcvt_to_sint_sat(0x0.0) == 0
; run: %fcvt_to_sint_sat(0x1.0) == 1
; run: %fcvt_to_sint_sat(0x1.d6f346p26) == 123456792
; run: %fcvt_to_sint_sat(0x8.1) == 8
; run: %fcvt_to_sint_sat(-0x1.0) == -1
; run: %fcvt_to_sint_sat(0x1.fffffep127) == 2147483647
; run: %fcvt_to_sint_sat(-0x1.fffffep127) == -2147483648
function %fcvt_to_uint_sat(f32) -> i32 {
block0(v0:f32):
v1 = fcvt_to_uint_sat.i32 v0
return v1
}
; run: %fcvt_to_uint_sat(0x0.0) == 0
; run: %fcvt_to_uint_sat(0x1.0) == 1
; run: %fcvt_to_uint_sat(0x4.2) == 4
; run: %fcvt_to_uint_sat(0x4.6) == 4
; run: %fcvt_to_uint_sat(0x1.d6f346p26) == 123456792
; run: %fcvt_to_uint_sat(0xB2D05E00.0) == 3000000000
; run: %fcvt_to_uint_sat(-0x1.0) == 0
; run: %fcvt_to_uint_sat(0x1.fffffep127) == 4294967295
; run: %fcvt_to_uint_sat(-0x1.fffffep127) == 0