a1b39276e1
The tests for the SIMD floating-point maximum and minimum operations require particular care because the handling of the NaN values is non-deterministic and may vary between platforms. There is no way to match several NaN values in a test, so the solution is to extract the non-deterministic test cases into a separate file that is subsequently replicated for every backend under test, with adjustments made to the expected results. Copyright (c) 2021, Arm Limited.
129 lines
2.1 KiB
Plaintext
129 lines
2.1 KiB
Plaintext
; Test basic code generation for i32 arithmetic WebAssembly instructions.
|
|
test compile
|
|
|
|
target aarch64
|
|
target i686 haswell
|
|
target i686 baseline
|
|
target x86_64 haswell
|
|
target x86_64 baseline
|
|
|
|
; Constants.
|
|
|
|
function %i32_const() -> i32 {
|
|
block0:
|
|
v0 = iconst.i32 0x8765_4321
|
|
return v0
|
|
}
|
|
|
|
; Unary operations.
|
|
|
|
function %i32_clz(i32) -> i32 {
|
|
block0(v0: i32):
|
|
v1 = clz v0
|
|
return v1
|
|
}
|
|
|
|
function %i32_ctz(i32) -> i32 {
|
|
block0(v0: i32):
|
|
v1 = ctz v0
|
|
return v1
|
|
}
|
|
|
|
function %i32_popcnt(i32) -> i32 {
|
|
block0(v0: i32):
|
|
v1 = popcnt v0
|
|
return v1
|
|
}
|
|
|
|
; Binary operations.
|
|
|
|
function %i32_add(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = iadd v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_sub(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = isub v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_mul(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = imul v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_div_s(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = sdiv v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_div_u(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = udiv v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_rem_s(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = srem v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_rem_u(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = urem v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_and(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = band v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_or(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = bor v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_xor(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = bxor v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_shl(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = ishl v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_shr_s(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = sshr v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_shr_u(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = ushr v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_rotl(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = rotl v0, v1
|
|
return v2
|
|
}
|
|
|
|
function %i32_rotr(i32, i32) -> i32 {
|
|
block0(v0: i32, v1: i32):
|
|
v2 = rotr v0, v1
|
|
return v2
|
|
}
|