Andrew Brown
8598295bc4
Remove FPR32; fixes #1303
...
Until #1306 is resolved (some spilling/regalloc issue with larger FPR register banks), this removes FPR32 support. Only Wasm's `i64x2.mul` was using this register class and that instruction is predicated on AVX512 support; for the time being, that instruction will have to make do with the 16 FPR registers.
2020-03-17 12:46:41 -07:00
..
2020-03-03 13:21:13 -06:00
2020-03-11 10:22:51 -05:00
2020-03-17 12:46:41 -07:00
2020-03-03 13:21:13 -06:00
2020-03-03 13:21:13 -06:00
2020-03-03 13:21:13 -06:00
2020-02-07 10:46:47 -06:00
2019-10-24 17:20:12 -07:00
2020-03-05 16:11:13 +01:00
2019-10-10 16:45:48 +02:00
2020-01-13 10:32:55 -06:00
2020-03-03 13:21:13 -06:00
2019-01-28 15:56:54 -08:00
2020-02-07 10:46:47 -06:00
2019-10-24 17:20:12 -07:00
2020-03-05 16:11:13 +01:00
2020-03-05 16:11:13 +01:00
2019-01-28 15:56:54 -08:00
2019-10-02 11:50:44 -07:00
2019-10-24 17:20:12 -07:00
2020-02-07 10:46:47 -06:00
2020-03-03 13:21:13 -06:00
2020-02-07 10:46:47 -06:00
2019-10-02 11:50:44 -07:00
2020-02-07 10:46:47 -06:00
2019-10-15 15:19:00 -07:00
2020-02-07 10:46:47 -06:00
2020-03-03 13:21:13 -06:00
2020-03-05 15:51:12 -06:00
2019-09-26 18:00:03 +02:00
2020-02-25 17:50:04 -08:00
2020-02-07 10:46:47 -06:00
2020-03-03 13:21:13 -06:00
2020-02-13 11:02:22 +01:00
2019-10-24 17:20:12 -07:00
2020-02-07 10:46:47 -06:00
2020-02-07 10:46:47 -06:00
2020-02-07 10:46:47 -06:00
2020-02-07 10:46:47 -06:00