77c672a279
The Intel ISA handles both 32-bit and 64-bit code. ARM is split into separate arm32 and arm64 ISAs since the architectures have little in common in instruction encodings and register files.
20 lines
562 B
Python
20 lines
562 B
Python
"""
|
|
Cretonne target ISA definitions
|
|
-------------------------------
|
|
|
|
The :py:mod:`isa` package contains sub-packages for each target instruction set
|
|
architecture supported by Cretonne.
|
|
"""
|
|
from __future__ import absolute_import
|
|
from cdsl.isa import TargetISA # noqa
|
|
from . import riscv, intel, arm32, arm64
|
|
|
|
|
|
def all_isas():
|
|
# type: () -> List[TargetISA]
|
|
"""
|
|
Get a list of all the supported target ISAs. Each target ISA is represented
|
|
as a :py:class:`cretonne.TargetISA` instance.
|
|
"""
|
|
return [riscv.ISA, intel.ISA, arm32.ISA, arm64.ISA]
|