Add a RISC-V 64 (`riscv64`, RV64GC) backend. Co-authored-by: yuyang <756445638@qq.com> Co-authored-by: Chris Fallin <chris@cfallin.org> Co-authored-by: Afonso Bordado <afonsobordado@az8.co>
44 lines
755 B
Plaintext
44 lines
755 B
Plaintext
test interpret
|
|
test run
|
|
target aarch64
|
|
target s390x
|
|
target x86_64
|
|
target x86_64 has_lzcnt
|
|
target riscv64
|
|
|
|
function %clz_i8(i8) -> i8 {
|
|
block0(v0: i8):
|
|
v1 = clz v0
|
|
return v1
|
|
}
|
|
; run: %clz_i8(1) == 7
|
|
; run: %clz_i8(0x40) == 1
|
|
; run: %clz_i8(-1) == 0
|
|
|
|
function %clz_i16(i16) -> i16 {
|
|
block0(v0: i16):
|
|
v1 = clz v0
|
|
return v1
|
|
}
|
|
; run: %clz_i16(1) == 15
|
|
; run: %clz_i16(0x4000) == 1
|
|
; run: %clz_i16(-1) == 0
|
|
|
|
function %clz_i32(i32) -> i32 {
|
|
block0(v0: i32):
|
|
v1 = clz v0
|
|
return v1
|
|
}
|
|
; run: %clz_i32(1) == 31
|
|
; run: %clz_i32(0x40000000) == 1
|
|
; run: %clz_i32(-1) == 0
|
|
|
|
function %clz_i64(i64) -> i64 {
|
|
block0(v0: i64):
|
|
v1 = clz v0
|
|
return v1
|
|
}
|
|
; run: %clz_i64(1) == 63
|
|
; run: %clz_i64(0x4000000000000000) == 1
|
|
; run: %clz_i64(-1) == 0
|