cae7c196bb
* Interpreter: Implement floating point conversions
Implemented the following opcodes for the interpreter:
- `FcvtToUint`
- `FcvtToSint`
- `FcvtToUintSat`
- `FcvtToSintSat`
- `FcvtFromUint`
- `FcvtFromSint`
- `FcvtLowFromSint`
- `FvpromoteLow`
- `Fvdemote`
Copyright (c) 2022 Arm Limited
* Fix `I128` bounds checks for `FcvtTo{U,S}int{_,Sat}`
Copyright (c) 2022 Arm Limited
* Fix broken test
Copyright (c) 2022 Arm Limited
77 lines
2.5 KiB
Plaintext
77 lines
2.5 KiB
Plaintext
test interpret
|
|
test run
|
|
target aarch64
|
|
target s390x
|
|
set enable_simd
|
|
target x86_64 has_sse3 has_ssse3 has_sse41
|
|
|
|
function %fcvt_from_sint(i32x4) -> f32x4 {
|
|
block0(v0: i32x4):
|
|
v1 = fcvt_from_sint.f32x4 v0
|
|
return v1
|
|
}
|
|
; run: %fcvt_from_sint([-1 0 1 123456789]) == [-0x1.0 0.0 0x1.0 0x75bcd18.0]
|
|
; Note that 123456789 rounds to 123456792.0, an error of 3
|
|
|
|
function %fcvt_from_uint(i32x4) -> f32x4 {
|
|
block0(v0: i32x4):
|
|
v1 = fcvt_from_uint.f32x4 v0
|
|
return v1
|
|
}
|
|
; run: %fcvt_from_uint([0 0 0 0]) == [0x0.0 0x0.0 0x0.0 0x0.0]
|
|
; run: %fcvt_from_uint([0xFFFFFFFF 0 1 123456789]) == [0x100000000.0 0.0 0x1.0 0x75bcd18.0]
|
|
; Note that 0xFFFFFFFF is decimal 4,294,967,295 and is rounded up 1 to 4,294,967,296 in f32x4.
|
|
|
|
function %fcvt_to_sint_sat(f32x4) -> i32x4 {
|
|
block0(v0:f32x4):
|
|
v1 = fcvt_to_sint_sat.i32x4 v0
|
|
return v1
|
|
}
|
|
; run: %fcvt_to_sint_sat([0x0.0 -0x1.0 0x1.0 0x1.0p100]) == [0 -1 1 0x7FFFFFFF]
|
|
; run: %fcvt_to_sint_sat([-0x8.1 0x0.0 0x0.0 -0x1.0p100]) == [-8 0 0 0x80000000]
|
|
; run: %fcvt_to_sint_sat([+NaN +NaN +NaN +NaN]) == [0 0 0 0]
|
|
|
|
function %fcvt_to_uint_sat(f32x4) -> i32x4 {
|
|
block0(v0:f32x4):
|
|
v1 = fcvt_to_uint_sat.i32x4 v0
|
|
return v1
|
|
}
|
|
; run: %fcvt_to_uint_sat([0x1.0 0x4.2 0x4.6 0x1.0p100]) == [1 4 4 0xFFFFFFFF]
|
|
; run: %fcvt_to_uint_sat([-0x8.1 -0x0.0 0x0.0 -0x1.0p100]) == [0 0 0 0]
|
|
; run: %fcvt_to_uint_sat([0xB2D05E00.0 0.0 0.0 0.0]) == [3000000000 0 0 0]
|
|
; run: %fcvt_to_uint_sat([+NaN +NaN +NaN +NaN]) == [0 0 0 0]
|
|
|
|
function %fcvt_low_from_sint(i32x4) -> f64x2 {
|
|
block0(v0: i32x4):
|
|
v1 = fcvt_low_from_sint.f64x2 v0
|
|
return v1
|
|
}
|
|
; run: %fcvt_low_from_sint([0 1 -1 65535]) == [0x0.0 0x1.0]
|
|
; run: %fcvt_low_from_sint([-1 123456789 0 1]) == [-0x1.0 0x1.d6f3454p26]
|
|
|
|
function %fvdemote(f64x2) -> f32x4 {
|
|
block0(v0: f64x2):
|
|
v1 = fvdemote v0
|
|
return v1
|
|
}
|
|
|
|
; run: %fvdemote([0x0.0 0x0.0]) == [0x0.0 0x0.0 0x0.0 0x0.0]
|
|
; run: %fvdemote([0x0.1 0x0.2]) == [0x0.1 0x0.2 0x0.0 0x0.0]
|
|
; run: %fvdemote([0x2.1 0x1.2]) == [0x2.1 0x1.2 0x0.0 0x0.0]
|
|
; run: %fvdemote([0x2.1 0x1.2]) == [0x2.1 0x1.2 0x0.0 0x0.0]
|
|
; run: %fvdemote([0x2.1 0x1.2]) == [0x2.1 0x1.2 0x0.0 0x0.0]
|
|
|
|
|
|
function %fvpromote_low(f32x4) -> f64x2 {
|
|
block0(v0: f32x4):
|
|
v1 = fvpromote_low v0
|
|
return v1
|
|
}
|
|
|
|
; run: %fvpromote_low([0x0.0 0x0.0 0x0.0 0x0.0]) == [0x0.0 0x0.0]
|
|
; run: %fvpromote_low([0x0.1 0x0.2 0x0.0 0x0.0]) == [0x0.1 0x0.2]
|
|
; run: %fvpromote_low([0x2.1 0x1.2 0x0.0 0x0.0]) == [0x2.1 0x1.2]
|
|
; run: %fvpromote_low([0x0.0 0x0.0 0x2.1 0x1.2]) == [0x0.0 0x0.0]
|
|
; run: %fvpromote_low([0x0.0 0x0.0 0x2.1 0x1.2]) == [0x0.0 0x0.0]
|
|
|