T0b1/wasmtime
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
4dda3e02f189ee455890df1443a301ebc15e1eaf
wasmtime/filetests/isa/intel
History
Jakob Stoklund Olesen cdb3a71dd1 Add encodings for Intel dynamic shift instructions. 
These instructions have a fixed register constraint; the shift amount is
passed in CL.

Add meta language syntax so a fixed register can be specified as
"GPR.rcx".
2017-05-09 13:11:50 -07:00
..
binary32.cton
Add encodings for Intel dynamic shift instructions.
2017-05-09 13:11:50 -07:00