9e088e4164
This patch: * removes the "default" opt level, on the basis that it has no definition and is referred to nowhere in the compiler. * renames the "fastest" level to "none". The resulting set of transformations is unchanged. * renames the "best" level to "speed_and_size". The resulting set of transformations is unchanged. * adds a new level, "speed". This is the same as "speed_and_size" except that it omits transformations aimed only at reducing code size. Currently it omits only the insn shrinking pass.
28 lines
859 B
Plaintext
28 lines
859 B
Plaintext
; binary emission of 64-bit code.
|
|
test binemit
|
|
set opt_level=speed_and_size
|
|
set allones_funcaddrs
|
|
target x86_64 haswell
|
|
|
|
; The binary encodings can be verified with the command:
|
|
;
|
|
; sed -ne 's/^ *; asm: *//p' filetests/isa/x86/allones_funcaddrs64.clif | llvm-mc -show-encoding -triple=x86_64
|
|
;
|
|
|
|
; Tests from binary64.clif affected by allones_funcaddrs.
|
|
function %I64() {
|
|
sig0 = ()
|
|
fn0 = %foo()
|
|
|
|
ebb0:
|
|
|
|
; asm: movabsq $-1, %rcx
|
|
[-,%rcx] v400 = func_addr.i64 fn0 ; bin: 48 b9 Abs8(%foo) ffffffffffffffff
|
|
; asm: movabsq $-1, %rsi
|
|
[-,%rsi] v401 = func_addr.i64 fn0 ; bin: 48 be Abs8(%foo) ffffffffffffffff
|
|
; asm: movabsq $-1, %r10
|
|
[-,%r10] v402 = func_addr.i64 fn0 ; bin: 49 ba Abs8(%foo) ffffffffffffffff
|
|
|
|
return ; bin: c3
|
|
}
|