Files
wasmtime/lib/cretonne/meta/isa/riscv/defs.py
Jakob Stoklund Olesen 0b9b956695 Split out instruction definitions.
- cdsl.instructions defines the Instruction class.
- base.instructions defines the base instruction set.
2016-11-08 12:33:50 -08:00

15 lines
315 B
Python

"""
RISC-V definitions.
Commonly used definitions.
"""
from __future__ import absolute_import
from cretonne import TargetISA, CPUMode
import base.instructions
isa = TargetISA('riscv', [base.instructions.GROUP])
# CPU modes for 32-bit and 64-bit operation.
RV32 = CPUMode('RV32', isa)
RV64 = CPUMode('RV64', isa)