wasmtime

T0b1/wasmtime

Fork 0

Commit Graph

Author	SHA1	Message	Date
Jakob Stoklund Olesen	353caf23cd	Generate register bank descriptions. Use the information in the ISA's registers.py files to generate a RegInfo Rust data structure.	2016-11-22 18:15:21 -08:00
Jakob Stoklund Olesen	34f7b93482	Add stubs for Intel and ARM architectures. The Intel ISA handles both 32-bit and 64-bit code. ARM is split into separate arm32 and arm64 ISAs since the architectures have little in common in instruction encodings and register files.	2016-11-11 11:32:05 -08:00

Author

SHA1

Message

Date

Jakob Stoklund Olesen

353caf23cd

Generate register bank descriptions.

Use the information in the ISA's registers.py files to generate a
RegInfo Rust data structure.

2016-11-22 18:15:21 -08:00

Jakob Stoklund Olesen

34f7b93482

Add stubs for Intel and ARM architectures.

The Intel ISA handles both 32-bit and 64-bit code.

ARM is split into separate arm32 and arm64 ISAs since the architectures
have little in common in instruction encodings and register files.

2016-11-11 11:32:05 -08:00

2 Commits