T0b1/wasmtime
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rebase and ran cargo fmt

Browse Source 
Copyright (c) 2021, Arm Limited.
This commit is contained in:
Sam Parker
2021-07-09 10:13:04 +01:00
parent 541a4ee428
commit f2806a9192
5 changed files with 176 additions and 153 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
cranelift/codegen/src/isa/aarch64/inst/emit.rs
View File

@@ -287,7 +287,15 @@ fn enc_vec_rrr(top11: u32, rm: Reg, bit15_10: u32, rn: Reg, rd: Writable<Reg>) -
| machreg_to_vec(rd.to_reg()) | machreg_to_vec(rd.to_reg())
} }
fn enc_vec_rrr_long(q: u32, u: u32, size: u32, bit14: u32, rm: Reg, rn: Reg, rd: Writable<Reg>) -> u32 { fn enc_vec_rrr_long(
q: u32,
u: u32,
size: u32,
bit14: u32,
rm: Reg,
rn: Reg,
rd: Writable<Reg>,
) -> u32 {
debug_assert_eq!(q & 0b1, q); debug_assert_eq!(q & 0b1, q);
debug_assert_eq!(u & 0b1, u); debug_assert_eq!(u & 0b1, u);
debug_assert_eq!(size & 0b11, size); debug_assert_eq!(size & 0b11, size);
@@ -2207,7 +2215,15 @@ impl MachInstEmit for Inst {
VecRRRLongOp::Umlal16 => (0b1, 0b01, 0b0), VecRRRLongOp::Umlal16 => (0b1, 0b01, 0b0),
VecRRRLongOp::Umlal32 => (0b1, 0b10, 0b0), VecRRRLongOp::Umlal32 => (0b1, 0b10, 0b0),
}; };
sink.put4(enc_vec_rrr_long(high_half as u32, u, size, bit14, rm, rn, rd)); sink.put4(enc_vec_rrr_long(
high_half as u32,
u,
size,
bit14,
rm,
rn,
rd,
));
} }
&Inst::VecRRR { &Inst::VecRRR {
rd, rd,

6
cranelift/codegen/src/isa/aarch64/inst/emit_tests.rs
View File

@@ -3705,7 +3705,7 @@ fn test_aarch64_binemit() {
rd: writable_vreg(16), rd: writable_vreg(16),
rn: vreg(12), rn: vreg(12),
rm: vreg(1), rm: vreg(1),
high_half: false high_half: false,
}, },
"90C1210E", "90C1210E",
"smull v16.8h, v12.8b, v1.8b", "smull v16.8h, v12.8b, v1.8b",
@@ -3717,7 +3717,7 @@ fn test_aarch64_binemit() {
rd: writable_vreg(15), rd: writable_vreg(15),
rn: vreg(11), rn: vreg(11),
rm: vreg(2), rm: vreg(2),
high_half: false high_half: false,
}, },
"6FC1222E", "6FC1222E",
"umull v15.8h, v11.8b, v2.8b", "umull v15.8h, v11.8b, v2.8b",
@@ -3729,7 +3729,7 @@ fn test_aarch64_binemit() {
rd: writable_vreg(4), rd: writable_vreg(4),
rn: vreg(8), rn: vreg(8),
rm: vreg(16), rm: vreg(16),
high_half: false high_half: false,
}, },
"0481302E", "0481302E",
"umlal v4.8h, v8.8b, v16.8b", "umlal v4.8h, v8.8b, v16.8b",

103
cranelift/codegen/src/isa/aarch64/inst/mod.rs
View File

@@ -412,7 +412,6 @@ pub enum VecRRRLongOp {
Umlal32, Umlal32,
} }
/// A vector operation on a pair of elements with one register. /// A vector operation on a pair of elements with one register.
#[derive(Copy, Clone, Debug, PartialEq, Eq, Hash)] #[derive(Copy, Clone, Debug, PartialEq, Eq, Hash)]
pub enum VecPairOp { pub enum VecPairOp {
@@ -2159,9 +2158,9 @@ fn aarch64_get_regs(inst: &Inst, collector: &mut RegUsageCollector) {
alu_op, rd, rn, rm, .. alu_op, rd, rn, rm, ..
} => { } => {
match alu_op { match alu_op {
VecRRRLongOp::Umlal8 VecRRRLongOp::Umlal8 | VecRRRLongOp::Umlal16 | VecRRRLongOp::Umlal32 => {
| VecRRRLongOp::Umlal16 collector.add_mod(rd)
| VecRRRLongOp::Umlal32 => collector.add_mod(rd), }
_ => collector.add_def(rd), _ => collector.add_def(rd),
}; };
collector.add_use(rn); collector.add_use(rn);
@@ -2985,9 +2984,9 @@ fn aarch64_map_regs<RUM: RegUsageMapper>(inst: &mut Inst, mapper: &RUM) {
.. ..
} => { } => {
match alu_op { match alu_op {
VecRRRLongOp::Umlal8 VecRRRLongOp::Umlal8 | VecRRRLongOp::Umlal16 | VecRRRLongOp::Umlal32 => {
| VecRRRLongOp::Umlal16 map_mod(mapper, rd)
| VecRRRLongOp::Umlal32 => map_mod(mapper, rd), }
_ => map_def(mapper, rd), _ => map_def(mapper, rd),
}; };
map_use(mapper, rn); map_use(mapper, rn);
@@ -4212,42 +4211,60 @@ impl Inst {
high_half, high_half,
} => { } => {
let (op, dest_size, src_size) = match (alu_op, high_half) { let (op, dest_size, src_size) = match (alu_op, high_half) {
(VecRRRLongOp::Smull8, false) => (VecRRRLongOp::Smull8, false) => {
("smull", VectorSize::Size16x8, VectorSize::Size8x8), ("smull", VectorSize::Size16x8, VectorSize::Size8x8)
(VecRRRLongOp::Smull8, true) => }
("smull2", VectorSize::Size16x8, VectorSize::Size8x16), (VecRRRLongOp::Smull8, true) => {
(VecRRRLongOp::Smull16, false) => ("smull2", VectorSize::Size16x8, VectorSize::Size8x16)
("smull", VectorSize::Size32x4, VectorSize::Size16x4), }
(VecRRRLongOp::Smull16, true) => (VecRRRLongOp::Smull16, false) => {
("smull2", VectorSize::Size32x4, VectorSize::Size16x8), ("smull", VectorSize::Size32x4, VectorSize::Size16x4)
(VecRRRLongOp::Smull32, false) => }
("smull", VectorSize::Size64x2, VectorSize::Size32x2), (VecRRRLongOp::Smull16, true) => {
(VecRRRLongOp::Smull32, true) => ("smull2", VectorSize::Size32x4, VectorSize::Size16x8)
("smull2", VectorSize::Size64x2, VectorSize::Size32x4), }
(VecRRRLongOp::Umull8, false) => (VecRRRLongOp::Smull32, false) => {
("umull", VectorSize::Size16x8, VectorSize::Size8x8), ("smull", VectorSize::Size64x2, VectorSize::Size32x2)
(VecRRRLongOp::Umull8, true) => }
("umull2", VectorSize::Size16x8, VectorSize::Size8x16), (VecRRRLongOp::Smull32, true) => {
(VecRRRLongOp::Umull16, false) => ("smull2", VectorSize::Size64x2, VectorSize::Size32x4)
("umull", VectorSize::Size32x4, VectorSize::Size16x4), }
(VecRRRLongOp::Umull16, true) => (VecRRRLongOp::Umull8, false) => {
("umull2", VectorSize::Size32x4, VectorSize::Size16x8), ("umull", VectorSize::Size16x8, VectorSize::Size8x8)
(VecRRRLongOp::Umull32, false) => }
("umull", VectorSize::Size64x2, VectorSize::Size32x2), (VecRRRLongOp::Umull8, true) => {
(VecRRRLongOp::Umull32, true) => ("umull2", VectorSize::Size16x8, VectorSize::Size8x16)
("umull2", VectorSize::Size64x2, VectorSize::Size32x4), }
(VecRRRLongOp::Umlal8, false) => (VecRRRLongOp::Umull16, false) => {
("umlal", VectorSize::Size16x8, VectorSize::Size8x8), ("umull", VectorSize::Size32x4, VectorSize::Size16x4)
(VecRRRLongOp::Umlal8, true) => }
("umlal2", VectorSize::Size16x8, VectorSize::Size8x16), (VecRRRLongOp::Umull16, true) => {
(VecRRRLongOp::Umlal16, false) => ("umull2", VectorSize::Size32x4, VectorSize::Size16x8)
("umlal", VectorSize::Size32x4, VectorSize::Size16x4), }
(VecRRRLongOp::Umlal16, true) => (VecRRRLongOp::Umull32, false) => {
("umlal2", VectorSize::Size32x4, VectorSize::Size16x8), ("umull", VectorSize::Size64x2, VectorSize::Size32x2)
(VecRRRLongOp::Umlal32, false) => }
("umlal", VectorSize::Size64x2, VectorSize::Size32x2), (VecRRRLongOp::Umull32, true) => {
(VecRRRLongOp::Umlal32, true) => ("umull2", VectorSize::Size64x2, VectorSize::Size32x4)
("umlal2", VectorSize::Size64x2, VectorSize::Size32x4), }
(VecRRRLongOp::Umlal8, false) => {
("umlal", VectorSize::Size16x8, VectorSize::Size8x8)
}
(VecRRRLongOp::Umlal8, true) => {
("umlal2", VectorSize::Size16x8, VectorSize::Size8x16)
}
(VecRRRLongOp::Umlal16, false) => {
("umlal", VectorSize::Size32x4, VectorSize::Size16x4)
}
(VecRRRLongOp::Umlal16, true) => {
("umlal2", VectorSize::Size32x4, VectorSize::Size16x8)
}
(VecRRRLongOp::Umlal32, false) => {
("umlal", VectorSize::Size64x2, VectorSize::Size32x2)
}
(VecRRRLongOp::Umlal32, true) => {
("umlal2", VectorSize::Size64x2, VectorSize::Size32x4)
}
}; };
let rd = show_vreg_vector(rd.to_reg(), mb_rru, dest_size); let rd = show_vreg_vector(rd.to_reg(), mb_rru, dest_size);
let rn = show_vreg_vector(rn, mb_rru, src_size); let rn = show_vreg_vector(rn, mb_rru, src_size);

46
cranelift/codegen/src/isa/aarch64/lower.rs
View File

@@ -1253,11 +1253,10 @@ pub(crate) fn maybe_input_insn_via_conv<C: LowerCtx<I = Inst>>(
None None
} }
pub(crate) fn match_vec_long_mul<C: LowerCtx<I = Inst>>( pub(crate) fn match_vec_long_mul<C: LowerCtx<I = Inst>>(
c: &mut C, c: &mut C,
insn: IRInst, insn: IRInst,
ext_op: Opcode ext_op: Opcode,
) -> Option<(VecRRRLongOp, regalloc::Reg, regalloc::Reg, bool)> { ) -> Option<(VecRRRLongOp, regalloc::Reg, regalloc::Reg, bool)> {
let inputs = insn_inputs(c, insn); let inputs = insn_inputs(c, insn);
if let Some(lhs) = maybe_input_insn(c, inputs[0], ext_op) { if let Some(lhs) = maybe_input_insn(c, inputs[0], ext_op) {
@@ -1268,41 +1267,26 @@ pub(crate) fn match_vec_long_mul<C: LowerCtx<I = Inst>>(
let rm = put_input_in_reg(c, rhs_input, NarrowValueMode::None); let rm = put_input_in_reg(c, rhs_input, NarrowValueMode::None);
let lane_type = c.output_ty(insn, 0).lane_type(); let lane_type = c.output_ty(insn, 0).lane_type();
match (lane_type, ext_op) { match (lane_type, ext_op) {
(I16, Opcode::SwidenLow) => (I16, Opcode::SwidenLow) => return Some((VecRRRLongOp::Smull8, rn, rm, false)),
return Some((VecRRRLongOp::Smull8, rn, rm, false)), (I16, Opcode::SwidenHigh) => return Some((VecRRRLongOp::Smull8, rn, rm, true)),
(I16, Opcode::SwidenHigh) => (I16, Opcode::UwidenLow) => return Some((VecRRRLongOp::Umull8, rn, rm, false)),
return Some((VecRRRLongOp::Smull8, rn, rm, true)), (I16, Opcode::UwidenHigh) => return Some((VecRRRLongOp::Umull8, rn, rm, true)),
(I16, Opcode::UwidenLow) => (I32, Opcode::SwidenLow) => return Some((VecRRRLongOp::Smull16, rn, rm, false)),
return Some((VecRRRLongOp::Umull8, rn, rm, false)), (I32, Opcode::SwidenHigh) => return Some((VecRRRLongOp::Smull16, rn, rm, true)),
(I16, Opcode::UwidenHigh) => (I32, Opcode::UwidenLow) => return Some((VecRRRLongOp::Umull16, rn, rm, false)),
return Some((VecRRRLongOp::Umull8, rn, rm, true)), (I32, Opcode::UwidenHigh) => return Some((VecRRRLongOp::Umull16, rn, rm, true)),
(I32, Opcode::SwidenLow) => (I64, Opcode::SwidenLow) => return Some((VecRRRLongOp::Smull32, rn, rm, false)),
return Some((VecRRRLongOp::Smull16, rn, rm, false)), (I64, Opcode::SwidenHigh) => return Some((VecRRRLongOp::Smull32, rn, rm, true)),
(I32, Opcode::SwidenHigh) => (I64, Opcode::UwidenLow) => return Some((VecRRRLongOp::Umull32, rn, rm, false)),
return Some((VecRRRLongOp::Smull16, rn, rm, true)), (I64, Opcode::UwidenHigh) => return Some((VecRRRLongOp::Umull32, rn, rm, true)),
(I32, Opcode::UwidenLow) => _ => {}
return Some((VecRRRLongOp::Umull16, rn, rm, false)),
(I32, Opcode::UwidenHigh) =>
return Some((VecRRRLongOp::Umull16, rn, rm, true)),
(I64, Opcode::SwidenLow) =>
return Some((VecRRRLongOp::Smull32, rn, rm, false)),
(I64, Opcode::SwidenHigh) =>
return Some((VecRRRLongOp::Smull32, rn, rm, true)),
(I64, Opcode::UwidenLow) =>
return Some((VecRRRLongOp::Umull32, rn, rm, false)),
(I64, Opcode::UwidenHigh) =>
return Some((VecRRRLongOp::Umull32, rn, rm, true)),
_ => {},
}; };
} }
} }
None None
} }
pub(crate) fn lower_i64x2_mul<C: LowerCtx<I = Inst>>( pub(crate) fn lower_i64x2_mul<C: LowerCtx<I = Inst>>(c: &mut C, insn: IRInst) {
c: &mut C,
insn: IRInst,
) {
let inputs = insn_inputs(c, insn); let inputs = insn_inputs(c, insn);
let outputs = insn_outputs(c, insn); let outputs = insn_outputs(c, insn);
let rd = get_output_reg(c, outputs[0]).regs()[0]; let rd = get_output_reg(c, outputs[0]).regs()[0];

12
cranelift/codegen/src/isa/aarch64/lower_inst.rs
View File

@@ -291,9 +291,15 @@ pub(crate) fn lower_insn_to_regs<C: LowerCtx<I = Inst>>(
ra: zero_reg(), ra: zero_reg(),
}); });
} else if ty.is_vector() { } else if ty.is_vector() {
for ext_op in &[Opcode::SwidenLow, Opcode::SwidenHigh, for ext_op in &[
Opcode::UwidenLow, Opcode::UwidenHigh] { Opcode::SwidenLow,
if let Some((alu_op, rn, rm, high_half)) = match_vec_long_mul(ctx, insn, *ext_op) { Opcode::SwidenHigh,
Opcode::UwidenLow,
Opcode::UwidenHigh,
] {
if let Some((alu_op, rn, rm, high_half)) =
match_vec_long_mul(ctx, insn, *ext_op)
{
let rd = get_output_reg(ctx, outputs[0]).only_reg().unwrap(); let rd = get_output_reg(ctx, outputs[0]).only_reg().unwrap();
ctx.emit(Inst::VecRRRLong { ctx.emit(Inst::VecRRRLong {
alu_op, alu_op,