T0b1/wasmtime
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

add riscv64 backend for cranelift. (#4271)

Browse Source 
Add a RISC-V 64 (`riscv64`, RV64GC) backend.

Co-authored-by: yuyang <756445638@qq.com>
Co-authored-by: Chris Fallin <chris@cfallin.org>
Co-authored-by: Afonso Bordado <afonsobordado@az8.co>
This commit is contained in:
yuyang-ok
2022-09-28 08:30:31 +08:00
committed by GitHub
parent 9715d91c50
commit cdecc858b4
182 changed files with 21024 additions and 36 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
cranelift/filetests/filetests/runtests/atomic-cas.clif
View File

@@ -2,7 +2,8 @@ test run
target aarch64
target aarch64 has_lse
target x86_64
target s390x
target s390x
target riscv64 has_a
; We can't test that these instructions are right regarding atomicity, but we can
; test if they perform their operation correctly