T0b1/wasmtime
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fuzzgen: Enable rotl for riscv64 (#5715)

Browse Source 
It was fixed in #5611
This commit is contained in:
Afonso Bordado
2023-02-06 18:27:31 +00:00
committed by GitHub
parent 743a40a6c4
commit 99c3936616
1 changed files with 0 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
cranelift/fuzzgen/src/function_generator.rs
View File

@@ -560,12 +560,6 @@ fn valid_for_target(triple: &Triple, op: Opcode, args: &[Type], rets: &[Type]) -
(Opcode::Bitselect, &[I128, I128, I128]), (Opcode::Bitselect, &[I128, I128, I128]),
// TODO // TODO
(Opcode::Bswap), (Opcode::Bswap),
// https://github.com/bytecodealliance/wasmtime/issues/5523
(Opcode::Rotl, &[I128, I8]),
(Opcode::Rotl, &[I128, I16]),
(Opcode::Rotl, &[I128, I32]),
(Opcode::Rotl, &[I128, I64]),
(Opcode::Rotl, &[I128, I128]),
// https://github.com/bytecodealliance/wasmtime/issues/5528 // https://github.com/bytecodealliance/wasmtime/issues/5528
(Opcode::FcvtToUint, &[F32], &[I8]), (Opcode::FcvtToUint, &[F32], &[I8]),
(Opcode::FcvtToUint, &[F32], &[I16]), (Opcode::FcvtToUint, &[F32], &[I16]),