T0b1/wasmtime
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add x86 encodings for vector store, load, fill, spill, and regmove

Browse Source
This commit is contained in:
Andrew Brown
2019-09-06 11:21:28 -07:00
parent ddd1680e76
commit 7e6913e362
1 changed files with 40 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

40
cranelift/codegen/meta/src/isa/x86/encodings.rs
View File

@@ -293,6 +293,12 @@ impl PerCpuModeEncodings {
} }
} }
/// Add the same encoding/template pairing to both X86_32 and X86_64
fn enc_32_64(&mut self, inst: impl Clone + Into<InstSpec>, template: Template) {
self.enc32(inst.clone(), template.clone());
self.enc64(inst, template);
}
/// Add the same encoding/recipe pairing to both X86_32 and X86_64 /// Add the same encoding/recipe pairing to both X86_32 and X86_64
fn enc_32_64_rec( fn enc_32_64_rec(
&mut self, &mut self,
@@ -1959,6 +1965,40 @@ pub(crate) fn define(
e.enc_32_64_maybe_isap(instruction, template, None); // from SSE e.enc_32_64_maybe_isap(instruction, template, None); // from SSE
} }
// SIMD register movement: store, load, spill, fill, regmove. All of these use encodings of
// MOVUPS and MOVAPS from SSE (TODO ideally all of these would either use MOVAPS when we have
// alignment or type-specific encodings, see https://github.com/CraneStation/cranelift/issues/1039).
for ty in ValueType::all_lane_types().filter(allowed_simd_type) {
// Store
let bound_store = store.bind_vector_from_lane(ty, sse_vector_size).bind_any();
e.enc_32_64(bound_store.clone(), rec_fst.opcodes(vec![0x0f, 0x11]));
e.enc_32_64(bound_store.clone(), rec_fstDisp8.opcodes(vec![0x0f, 0x11]));
e.enc_32_64(bound_store, rec_fstDisp32.opcodes(vec![0x0f, 0x11]));
// Load
let bound_load = load.bind_vector_from_lane(ty, sse_vector_size).bind_any();
e.enc_32_64(bound_load.clone(), rec_fld.opcodes(vec![0x0f, 0x10]));
e.enc_32_64(bound_load.clone(), rec_fldDisp8.opcodes(vec![0x0f, 0x10]));
e.enc_32_64(bound_load, rec_fldDisp32.opcodes(vec![0x0f, 0x10]));
// Spill
let bound_spill = spill.bind_vector_from_lane(ty, sse_vector_size);
e.enc_32_64(bound_spill, rec_fspillSib32.opcodes(vec![0x0f, 0x11]));
let bound_regspill = regspill.bind_vector_from_lane(ty, sse_vector_size);
e.enc_32_64(bound_regspill, rec_fregspill32.opcodes(vec![0x0f, 0x11]));
// Fill
let bound_fill = fill.bind_vector_from_lane(ty, sse_vector_size);
e.enc_32_64(bound_fill, rec_fillSib32.opcodes(vec![0x0f, 0x10]));
let bound_regfill = regfill.bind_vector_from_lane(ty, sse_vector_size);
e.enc_32_64(bound_regfill, rec_fregfill32.opcodes(vec![0x0f, 0x10]));
// Regmove
let bound_regmove = regmove.bind_vector_from_lane(ty, sse_vector_size);
e.enc_32_64(bound_regmove.clone(), rec_rmov.opcodes(vec![0x0f, 0x28]));
e.enc_32_64(bound_regmove, rec_frmov.opcodes(vec![0x0f, 0x28]));
}
// Reference type instructions // Reference type instructions
// Null references implemented as iconst 0. // Null references implemented as iconst 0.