Multi-register value support: framework for Values wider than machine regs.

Browse Source

This will allow for support for `I128` values everywhere, and `I64`
values on 32-bit targets (e.g., ARM32 and x86-32). It does not alter the
machine backends to build such support; it just adds the framework for
the MachInst backends to *reason* about a `Value` residing in more than
one register.

...

This commit is contained in:

Chris Fallin

2020-12-12 20:48:56 -08:00

parent 6317290a1d

commit 6eea015d6c

18 changed files with 1024 additions and 561 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

313

cranelift/codegen/src/isa/x64/lower.rs

File diff suppressed because it is too large Load Diff