T0b1/wasmtime
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel: add PIC variants to recipes and encodings

Browse Source
This commit is contained in:
Pat Hickey
2017-12-12 13:54:11 -08:00
committed by Jakob Stoklund Olesen
parent 5834520bfe
commit 6d44debc18
2 changed files with 48 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
lib/cretonne/meta/isa/intel/recipes.py
View File

@@ -558,6 +558,19 @@ allones_fnaddr8 = TailRecipe(
sink.put8(!0);
''')
got_fnaddr8 = TailRecipe(
'got_fnaddr8', FuncAddr, size=5, ins=(), outs=GPR,
# rex2 is a hack at the moment to get one that sets the `r` bit in rex
# rm for modrm_rm is 5 to get RIP-relative addressing
emit='''
PUT_OP(bits, rex2(0, out_reg0), sink);
modrm_rm(5, out_reg0, sink);
sink.reloc_external(Reloc::IntelGotPCRel4,
&func.dfg.ext_funcs[func_ref].name);
sink.put4(0);
''')
# XX+rd id with Abs4 globalsym relocation.
gvaddr4 = TailRecipe(
'gvaddr4', UnaryGlobalVar, size=4, ins=(), outs=GPR,
@@ -578,6 +591,18 @@ gvaddr8 = TailRecipe(
sink.put8(0);
''')
# XX+rd iq with Abs8 globalsym relocation.
got_gvaddr8 = TailRecipe(
'got_gvaddr8', UnaryGlobalVar, size=5, ins=(), outs=GPR,
emit='''
PUT_OP(bits, rex2(0, out_reg0), sink);
modrm_rm(5, out_reg0, sink);
sink.reloc_external(Reloc::IntelGotPCRel4,
&func.global_vars[global_var].symbol_name());
sink.put4(0);
''')
#
# Store recipes.
#
@@ -853,6 +878,15 @@ call_id = TailRecipe(
sink.put4(0);
''')
call_plt_id = TailRecipe(
'call_plt_id', Call, size=4, ins=(), outs=(),
emit='''
PUT_OP(bits, BASE_REX, sink);
sink.reloc_external(Reloc::IntelPLTRel4,
&func.dfg.ext_funcs[func_ref].name);
sink.put4(0);
''')
call_r = TailRecipe(
'call_r', IndirectCall, size=1, ins=GPR, outs=(),
emit='''