T0b1/wasmtime
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

x64: Implement ishl, ushr and sshr for small integers

Browse Source
This commit is contained in:
bjorn3
2020-08-22 16:27:50 +02:00
committed by Benjamin Bouvier
parent cc35f1e9bb
commit 4251a950ba
1 changed files with 11 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
cranelift/codegen/src/isa/x64/lower.rs
View File

@@ -633,9 +633,18 @@ fn lower_insn_to_regs<C: LowerCtx<I = Inst>>(
Opcode::Ishl | Opcode::Ushr | Opcode::Sshr | Opcode::Rotl | Opcode::Rotr => { Opcode::Ishl | Opcode::Ushr | Opcode::Sshr | Opcode::Rotl | Opcode::Rotr => {
let dst_ty = ctx.output_ty(insn, 0); let dst_ty = ctx.output_ty(insn, 0);
debug_assert_eq!(ctx.input_ty(insn, 0), dst_ty); debug_assert_eq!(ctx.input_ty(insn, 0), dst_ty);
debug_assert!(dst_ty == types::I32 || dst_ty == types::I64);
let lhs = input_to_reg(ctx, inputs[0]); let lhs = match dst_ty {
types::I8 | types::I16 => match op {
Opcode::Ishl => input_to_reg(ctx, inputs[0]),
Opcode::Ushr => extend_input_to_reg(ctx, inputs[0], ExtSpec::ZeroExtendTo32),
Opcode::Sshr => extend_input_to_reg(ctx, inputs[0], ExtSpec::SignExtendTo32),
Opcode::Rotl | Opcode::Rotr => unimplemented!("rotl/rotr.i8/i16"),
_ => unreachable!(),
},
types::I32 | types::I64 => input_to_reg(ctx, inputs[0]),
_ => unreachable!("{}", dst_ty),
};
let (count, rhs) = if let Some(cst) = ctx.get_input(insn, 1).constant { let (count, rhs) = if let Some(cst) = ctx.get_input(insn, 1).constant {
let cst = if op == Opcode::Rotl || op == Opcode::Rotr { let cst = if op == Opcode::Rotl || op == Opcode::Rotr {