T0b1/wasmtime
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Rename intel to x86.

Browse Source 
x86 is the more accurate name, as there are non-Intel x86 implementations.

Fixes #263.
This commit is contained in:
Dan Gohman
2018-04-12 15:23:39 -07:00
parent 9e17e62d68
commit 1c760ab179
87 changed files with 222 additions and 225 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
cranelift/docs/metaref.rst
View File

@@ -400,7 +400,7 @@ Fixed register operands
-----------------------
Some instructions use hard-coded input and output registers for some value
operands. An example is the ``pblendvb`` Intel SSE instruction which takes one
operands. An example is the ``pblendvb`` x86 SSE instruction which takes one
of its three value operands in the hard-coded ``%xmm0`` register::
XMM0 = FPR[0]
@@ -439,7 +439,7 @@ The definitions for each supported target live in a package under
:members:
.. automodule:: isa.riscv
.. automodule:: isa.intel
.. automodule:: isa.x86
.. automodule:: isa.arm32
.. automodule:: isa.arm64