T0b1/test-repo
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

instrs: Remove MPX instructions

Browse Source 
These instructions have plenty of corner cases and some instructions
have a different usage of the memory operand. Given that MPX is already
deprecated by Intel, it seems that the better option is to decode these
(rarely occuring) instructions as NOPs.
This commit is contained in:
Alexis Engelke
2021-01-23 16:18:12 +01:00
parent 0efd44cc28
commit d7b9c97681
2 changed files with 21 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
instrs.txt
View File

@@ -1543,14 +1543,14 @@ NP.0f38cc RM XMM XMM - - SHA256MSG1
NP.0f38cd RM XMM XMM - - SHA256MSG2
NP.0f3acc RMI XMM XMM IMM8 - SHA1RNDS4
NP.0f1a/m RM BND MEMZ - - BNDLDX
66.0f1a RM BND BND - - BNDMOV DEF64
F2.0f1a RM BND GP - - BNDCU DEF64
F3.0f1a RM BND GP - - BNDCL DEF64
NP.0f1b/m MR MEMZ BND - - BNDSTX
66.0f1b MR BND BND - - BNDMOV DEF64
F2.0f1b RM BND GP - - BNDCN DEF64
F3.0f1b/m RM BND MEMZ - - BNDMK
#NP.0f1a/m RM BND MEMZ - - BNDLDX
#66.0f1a RM BND BND - - BNDMOV DEF64
#F2.0f1a RM BND GP - - BNDCU DEF64
#F3.0f1a RM BND GP - - BNDCL DEF64
#NP.0f1b/m MR MEMZ BND - - BNDSTX
#66.0f1b MR BND BND - - BNDMOV DEF64
#F2.0f1b RM BND GP - - BNDCN DEF64
#F3.0f1b/m RM BND MEMZ - - BNDMK
# TSXLDTRK
F2.0f01e8 NP - - - - XSUSLDTRK