T0b1/fadec
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Unify instruction mnemonics [API break]

Browse Source 
It is a longer standing issue that some instructions like ADD, IMUL, and
SHL have multiple mnemonics for different encoding forms. This is a
relict from a time where such information was not stored in the
instruction decoding. This, however, is no longer the case and therefore
the extra mnemonics just increase the number of cases to be handled by
users.
This commit is contained in:
Alexis Engelke
2020-02-20 10:49:46 +01:00
parent 513a913feb
commit dc286b14f2
6 changed files with 167 additions and 167 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
tests/decode-sse-movq.sh
View File

@@ -1,7 +1,7 @@
decode f30f7e5c2408 [SSE_MOVQ_X2X reg8:r3 mem8:r4+0x8]
decode c5f96ec8 [VMOVD_G2X reg4:r1 reg4:r0]
decode64 c4e1f96ec8 [VMOVQ_G2X reg8:r1 reg8:r0]
decode32 c4e1f96ec8 [VMOVD_G2X reg4:r1 reg4:r0]
decode f30f7e5c2408 [SSE_MOVQ reg8:r3 mem8:r4+0x8]
decode c5f96ec8 [VMOVD reg4:r1 reg4:r0]
decode64 c4e1f96ec8 [VMOVQ reg8:r1 reg8:r0]
decode32 c4e1f96ec8 [VMOVD reg4:r1 reg4:r0]
decode c5f22ac0 [VCVTSI2SS reg16:r0 reg16:r1 reg4:r0]
decode32 c4e1f22ac0 [VCVTSI2SS reg16:r0 reg16:r1 reg4:r0]
decode64 c4e1f22ac0 [VCVTSI2SS reg16:r0 reg16:r1 reg8:r0]